Abstract-A closed-form expression for short-circuit power dissipation of CMOS gates is presented which takes short-channel effects into consideration. The calculation results show good agreement with the SPICE simulation results over wide range of load capacitance and channel length. The change in the short-circuit power, , caused by the scaling in relation to the charging and discharging power, , is discussed and it is shown that basically power ratio, ( + ), will not change with scaling if TH DD is kept constant. This paper also handles the short-circuit power of series-connected MOSFET structures which appear in NAND and other complex gates.
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I
N RECENT YEARS, low-power design of CMOS very large scale integrated circuits (VLSIs) draws much attention. The power dissipation of CMOS gates in an active mode consists of two components. One is a dynamic power component, , which corresponds to the charging and discharging of the load capacitance. The other is a short-circuit power component, . Although the first one is well characterized, the short-circuit power or in other words crowbar current power component has not been fully studied. As power dissipation becomes the more serious problem, the more accurate estimation of the power dissipation is needed and in this context, studying is crucial for the future VLSI designs.
Veendrick [1] first reported an expression for but it did not take in account the dependence on load capacitance, , although is a strong function of . In [2] , dependence on was first introduced but it neglected the shortchannel effects on . The authors of [3] and [4] then introduced the short-channel effects in through the use of -power law MOS model [5] , but their expressions diverge to infinity when 0 which is not true in reality, and hence loses reliability when the load capacitance is small. One more drawback is that the expressions include the solution of quadratic or cubic equations so that the expressions are complicated.
0278-0070/00$10.00 © 2000 IEEE In this paper, a closed-form expression is presented which resolves the above-mentioned problems and the future trend of the is discussed, which answers a long-standing question if the is getting more and more serious or not in the future. The answer is that basically will not change with scaling if is kept constant, which will be discussed in detail in Section V. This paper also handles the short-circuit power of series-connected MOSFET structures which appear in NAND and other complex gates, which will be discussed in detail in Section IV.
Section II describes the derivation of the basic formula for the short-circuit power dissipation using -power law model [5] . In Section III, the calculated results using the formula are compared with SPICE simulation results to show the validity of the formula. In Section IV, the short-circuit power of series-connected MOSFET is derived by introducing effective for series-connected MOSFETs. In Section V, the future direction of the short-circuit power dissipation is discussed. Section VI introduces the simpler and approximated which will be useful for the easier estimation. Section VII is dedicated to conclusions. Fig. 1 shows the typical input and output voltage waveforms of a CMOS inverter discharging the load capacitance. Although discharging case is described here, the charging case can be treated similarly.
II. SHORT-CIRCUIT POWER DISSIPATION FORMULA
is a transient time of the input voltage, is the time when the input voltage reaches the threshold voltage of NMOS, and is the time when the input voltage reaches the threshold voltage of PMOS. The short-circuit current flows between and . When is sufficiently large, it can be assumed that NMOS operates in the saturated region and PMOS operates in the linear region between and . With these assumptions, an expression for short-circuit power when the input is very fast, , can be derived as follows: (1) where (2) The detailed derivation of can be found in Appendix. The expression for a charging case of the load capacitance can be obtained by exchanging and suffixes.
This formula, however, suffers from the above-mentioned problem that the diverges to infinity when 0. On the other hand, expression for 0 case, which means that the input rump is slower than the output transition, has been obtained as follows [5] :
Now, (1) and (3) are combined by taking a harmonic average of the two quantities to build the general formula, , which covers both of the slow and fast input case. The resultant expression for is free from the above-mentioned divergence problem (4) Substituting (1) into (4), the short-circuit power dissipation is obtained as follows: (5) where (6) (7) This formula expresses the in terms of and can be used to estimate the short-circuit power when input transition time is given. In discussing the scaling characteristics of the shortcircuit power dissipation, however, it is better to eliminate by replacing with a function of the saturated drain current of the previous gate stage, , , and the input node capacitance, [5] . Since the input voltage is the output voltage of another CMOS logic gate, the transient time, , can be expressed as follows [5] : (8) Substituting (8) into (5), the short-circuit power dissipation without using is readily obtained as follows: (10)
III. COMPARISON BETWEEN CALCULATED AND SPICE SIMULATION RESULTS
The calculation results by the proposed formula agree well with the SPICE simulation results as shown in Fig. 2 . Two completely different MOS model parameter sets are used to show the validity of the formula. The MOS parameter sets are listed in Table I . A CMOS inverter chain shown in Fig. 1 is used for the comparison. In order to confirm the validity of the proposed formulas when the typical load capacitance (fF order) is used, the short-circuit power dependence on the load capacitance ( and ) is calculated. Fig. 3 shows the result. FO is set to 1 and and changes from 7.9 fF (the gate capacitance of the inverter, ) to 10 pF. It is seen that the proposed formulas are in good accordance with the SPICE simulation.
In Fig. 4 , the SPICE simulation results for the dependence of on FO are compared with the calculation results by the present formula and the previously published Vemuru formula in [3] . The Vemuru formula deviates from the simulation results when the fanout is very small and when the fanout is greater than three. On the other hand, the proposed formula reproduces the simulation results well. The dependence of on and is also compared between SPICE simulation and the present expression. Fig. 5 shows the short-circuit power dependence on PMOS and NMOS drivability ratio, . Again the present formula reproduces the simulation results well. Fig. 6 shows the dependence on the MOSFET channel length, and . Since is changed when the channel length is changed, Fig. 6 indicates the validity of the short-circuit power dependence on and of the current formula.
IV. SHORT-CIRCUIT POWER DISSIPATION OF SERIES-CONNECTED MOSFET STRUCTURE
So far, the short-circuit power of only a CMOS inverter is considered. In this section, however, the more complicated structure, series-connected MOSFET structure, SCMS, which appears in NAND/NOR gates (see Fig. 7 ) is investigated. Here, in order to handle the SCMS, the idea in [6] is employed. In [6] , in order to derive the delay of the SCMS, the series-connected MOSFET is replaced by a single MOSFET structure, SMS (see (effective of the SMS), , and for the SMS. This paper follows the proposed method in [6] to extract , and for the SMS but the method to extract the effective is modified.
As is shown in [6] , of the SMS is unchanged from the of one MOSFET in the SCMS, and is calculated from and as follows: The calculated is shown in Fig. 9 which shows good agreement with the simulation results. On the other hand, is not so easy to approximate. In this paper, a method to calculate formula is proposed using simulated , and . is effective velocity saturation index of series-connected N(P)MOS structure with th N(P)MOS gate from output as an input.
Scrutinizing the SPICE simulation results, the following empirical formulas can be used for the case of 1 and :
A comparison of the calculated s with the simulation results is shown in Fig. 10(a) and (b) . Fig. 11 shows the short-circuit power comparison of the SCMS between the calculation and simulation. The calculation results can be favorably compared with the simulation. Once The fanout and are essentially unchanged if the design style is unchanged even if the device is shrunk. is not a strong function of a device scaling (see Fig. 14) . Equation (18) shows that if is constant, remains constant even though the is scaled. In order to confirm the validity of this result, dependence on scaling is shown in Fig. 15 . Considering the tendency that will be slightly increasing to keep the standby power in a tolerant level when the supply voltage is decreased as device miniaturization proceeds, the importance of the short-circuit power will not be increased (see Fig. 16 ).
VI. SIMPLIFIED FORMULA FOR SHORT-CIRCUIT POWER
If the precision is of importance in estimating the short-circuit power, (9) is to be used but if the dependence on various parameters is of interest, the simpler expression is of use. In this section, the simpler but less accurate formula is presented so as to give insight in the parametric dependence of the short-circuit power.
First, can be fixed at 0.5, and are both set equal to and and are both set to without much degradation in accuracy. Then, the following expressions are obtained: As is seen from Fig. 17 , the relative error of the expression compared with the (1) and (3) is less than 20% in the range of and . When , the short-circuit current does not flow at all. It is easily seen from these formulas that the short-circuit power monotonically increases as decreases, as fanout decreases and as the ratio of the threshold voltage over decreases.
VII. CONCLUSION
A simple and closed-form formula for the short-circuit power dissipation is derived which correctly reproduces the dependence on various parameters such as the threshold voltage, the supply voltage, beta ratio, transition time of input voltage, load capacitance, and input capacitance. The formula includes the short-channel effects through a velocity saturation index of the -power law MOSFET model. The formula can be used to estimate the short-circuit power dissipation with more accuracy than the previously published formulas.
By rewriting the formula using fanout and by eliminating the transition time of the input voltage, the scaling characteristics of the short-circuit power is discussed. If the ratio of is constant, the ratio of the short-circuit power vs. the dynamic power will remain constant even though the is scaled. It has been shown that the formula is effective not only for CMOS inverters but also for the more complex CMOS gates such as NORs and NANDs. This is achieved by using effective single MOS structure approximation.
It is shown that the short-circuit power monotonically increases as decreases, as fanout decreases and as the ratio of the threshold voltage over decreases. In order to design low-power, high-speed CMOS VLSIs, a low threshold voltage is sometimes used to achieve sufficient drivability in a low regime. In this case, the effect of the short-circuit power dissipation will increase and become an important part (up to 20%) of the total power dissipation of CMOS VLSIs.
APPENDIX
In the -power law model, the drain current is given as follows [6] Since the output capacitance is relatively large, the output voltage moves very slowly. Then, is small when the input is changing and with this assumption, the second term of (A7) can be ignored. The second term of (A6) becomes , (A7) can be solved in terms of . From these formulas, the short-circuit power dissipation, , is shown as Let us concentrate on the quantity in the parenthesis. When the third term is multiplied by 4, a good appropriation can be obtained which fits well with SPICE simulation and this accounts for the higher terms than the fourth. Hence, the quantity in the parenthesis can be approximated as , which is defined as (A12) With , (1) in the text can be easily derived.
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